A Pipelined AES and SM4 Hardware Implementation for Multi-Tasking Virtualized Environments

EasyChair Preprint no. 10647

Abstract

Virtualization techniques are becoming increasingly prevalent and are driving trends in hardware development to offer parallelization support for multi-tasking. Existing works on hardware designs of the Advanced Encryption Standard (AES) and SM4 encryption algorithms has primarily focused on optimizing metrics such as throughput and area, but has not fully addressed the demands in virtualized environments. In this article, we propose innovative optimization schemes that partition the resources in AES and SM4 cipher modules into smaller, independent units which can execute tasks from different guests in parallel. Such designs can improve hardware utilization efficiency and enhance the user experience in virtualized environments. Our FPGA-validated designs achieve comparable circuit performance in terms of throughput/area efficiency to existing work. Experiments show that in virtualized environments lacking block-wise parallelism (e.g., cipher block chaining (CBC) mode), our approach reduces context switches over 50% and decreases average task pending time around 75% with similar hardware needs.

Keyphrases: AES, hardware acceleration, parallelism, SM4, Virtualization

@Booklet{EasyChair:10647,
  author = {Yukang Xie and Hang Tu and Qin Liu and Changrong Chen},
  title = {A Pipelined AES and SM4 Hardware Implementation for Multi-Tasking Virtualized Environments},
  howpublished = {EasyChair Preprint no. 10647},

  year = {EasyChair, 2023}}