Implementation of B.I.S.T Technique in an Aes for a Cryptocore

EasyChair Preprint no. 4922

Abstract

The main motive of this project is to design a crypto device with low complexity and high security by using “ADVANCED ES” Algorithm along with BIST technique. The selective application of technological and related procedural safeguards is an important responsibility of every Federal organization in providing adequate security to its electronic data systems and coming to BIST concept there are two main functions that must be performed on-chip in order to implement built-in self-test (BIST): test pattern generation and output response analysis. The most common BIST schemes are based on pseudorandom test pattern generation using linear feedback shift registers (LFSR’S) and output response compaction using signature analyzers. To accomplish high security for a system we are using the crypto devices technique in our project.

Keyphrases: Decryption, Encryption, LFSR

@Booklet{EasyChair:4922,
  author = {Sai Tarun Teja Surapaneni and Bindu Priya Makala and K V Ratna Prabha},
  title = {Implementation of B.I.S.T Technique in an Aes for a Cryptocore},
  howpublished = {EasyChair Preprint no. 4922},

  year = {EasyChair, 2021}}